Abstract
Introduction
The need for embedded systems continues to increase and power consumption has become one of the most important design objectives. Over the last few year numerous methodologies for the design of low power consuming embedded systems have been proposed, among which we find approaches that leverage power management techniques, such as dynamic power management (DPM) and dynamic voltage scaling (DVS).
A key characteristic of many current and emerging embedded systems is their need to work across a set of different interacting operational modes. Such systems are called multi-mode embedded systems. Three previous approaches have addressed the problem of designing mixed hardware/software implementations of multi-mode systems [7, 9, 13] . The main principle behind these approaches is to consider the possibility of hardware sharing, i.e., computational tasks of the same type, which can be found in different modes, utilise the same hardware component. Thereby, multiple implementations of the same task type are avoided, which, in turn, reduces the necessary hardware cost.
As opposed to these approaches, the presented work addresses the design of low energy consuming multi-mode systems, hence, it differs in several aspects from the previous works. The paper makes the following contributions: a) We analyse the effects that the consideration of mode execution probabilities has on energy-efficiency. b) A co-design methodology for the design of energy-efficient multi-mode systems is presented. We propose a co-synthesis for multi-mode systems which maps and schedules a system specification that captures both mode interaction and mode functionality. c) We investigate dynamic voltage scaling in the context of multi-mode systems and consider that not only programmable processors might be DVS enabled, but additionally the hardware components.
Preliminaries

Functional Specification of Multi-Mode Systems
The abstract specification model we consider here is based on a combination of finite state machines and task graphs, used to capture the interaction between different operational modes as well as the functionality of each individual mode. We refer to this model as operational mode state machine (OMSM). A similar model was used in [4] . However, we extend this model towards system-level design and include transition time limits as well as mode execution probabilities. The following section explains this model, using the smart phone example shown in Fig. 1a ). This smart phone combines three different functionalities within one device: a GSM phone, a digital camera, and an MP3-player.
Top-level Finite State Machine
We consider that an application is given as a directed cyclic graph ϒ(Ω, Θ), which represents a finite state machine. Within this toplevel model, each node O ∈ Ω refers to an operational mode and each edge T ∈ Θ specifies a transition between two modes. If the system undergoes a change from mode O x to mode O y , with x = y, the transition time t max T associated with the transition edge T = (O x , O y ) has to be met. At any given time there is only one active mode, i.e., the modes are mutually exclusive. Fig. 1a ) exemplifies the operational mode state machine for a smart phone example with eight different modes. An activation scenario could look like this: When switched on, the phone initialises into Network Search mode. Upon finding a network, the phone changes into Radio Link Control (RLC) mode. In this mode it maintains the connection to the network by handling cell handovers, radio link failure responses, and adaptive RF power control. An incoming phone call necessitates to switch into GSM codec + RLC mode. This mode is responsible for speech encoding and decoding while maintaining network connectivity. Similarly, the remaining modes have different functions and are activated upon mode change events. Such events originate upon user requests (e.g. MP3-player activation) or are initiated by the system itself (e.g. loss of network-switch back into network search mode).
Based on the key observation that many multi-mode systems spend their operational time not evenly in each of the modes, we assume that for each operational mode O its execution probability Ψ O is given, i.e., we know what percentage of the operational time the device spends in each mode. For instance, in accordance to Fig. 1 a) , the smart phone stays 74% of this operational time in Radio Link Control (RLC) mode, 9% in GSM codec + RLC mode, and 1% in Network Search mode. The left over 16% of the operation time are associated with the remaining modes. Of course, in reality the mode probabilities vary from user to user. Nevertheless, it is possible to derive an "average" usage profile based Taking this information into account will prove to be important when designing systems with a prolonged battery life-time.
Functional Specification of Individual Modes
The functional specification of each mode O ∈ Ω in the top-level finite state machine is expressed by a task graph G O S (T , C ); see Fig. 1b ). Here, each node τ ∈ T represents a task, an atomic unit of functionality that needs to be executed without preemption. We consider a coarse level of granularity where tasks refer to functions such as Huffman decoders, de-quantizers, FFTs, IDCTs, etc. Therefore, each task is further associated with a task type η ∈ Γ O . A distinctive feature of multi-mode systems is that task type sets Γ O of different modes O ∈ Ω can intersect, i.e., tasks of identical type can share the same hardware resource. Of course, resource sharing is also possible for multiple tasks of identical type which are found in a single mode, however, due to task communalities among different modes the chances to share resources are increased. Edges γ ∈ C in the task graph refer to precedence constraints and data dependencies between the computational tasks, i.e., if two tasks, τ i and τ j , are connected by an edge, then task τ i must have finished and transfered its data to task τ j , before τ j can be executed. A feasible implementation needs to obey all timing constraints and precedence relations.
Architectural Model and System Implementation
Our system-level synthesis approach targets distributed architectures that possibly consist of several heterogeneous processing elements (PEs), such as general purpose processors (GPPs), ASIPs, ASICs, and FPGAs. These components are connected through an infrastructure of communication links (CLs). A directed graph G A (P , L) captures such an architecture, where nodes π ∈ P and edges λ ∈ L denote PEs and CLs, respectively; Fig. 1c) shows an example architecture.
Since each task might have multiple implementation alternatives, it can be potentially mapped onto several different PEs that are capable to perform this type of task. However, if a task is mapped to a hardware component, i.e., ASIC or FPGA, a core for this task type needs to be allocated, involving the usage of area. Tasks assigned to GPPs or ASIPs (software tasks) need to be sequentialised whilst the tasks mapped onto FPGAs and ASICs (hardware tasks) can be performed in parallel if the necessary resources (cores) are not already engaged. However, contention between two or more tasks assigned to the same hardware core necessitates a sequential execution order, similar to software tasks. Cores implemented on FPGAs can be dynamically reconfigured during a mode change, involving a time overhead which needs to respect the imposed maximal mode transition times.
Further, PEs might feature dynamic voltage scaling to enable a tradeoff between power consumption and performance which can be exploited during run-time. For such PEs a voltage schedule needs to be derived, additionally to a timing schedule [10] .
To implement a multi-mode application captured as OMSM, the tasks and communications of all operational modes need to be mapped onto the architecture, and a valid schedule for these activities ε ∈ (A = T ∪ C ) needs to be constructed. Further, for tasks mapped to DVS enabled components an energy reducing voltage schedule has to be determined. Hence, an implementation candidate can be expressed through four functions which need to be de- 
Motivational Example
The influence of mapping in the context of multi-mode systems with different mode execution probabilities is demonstrated in the following example. For simplicity we neglect timing and communication issues here. Consider the application shown in Fig. 2 a) which consists of two operational modes, O 1 and O 2 , each specified by a task graph with three tasks. The system spends 10% of its time in mode O 1 and the remaining 90% in mode O 2 , i.e., the execution probabilities are given by Ψ 1 = 0.1 and Ψ 2 = 0.9. The specification needs to be mapped onto an architecture built of a general purpose processor (PE0) and an ASIC (PE1), linked by a bus (CL0). Depending on the task mapping to either of the components, the execution properties of each task are given in the following 
mode consideration be allocated explicitly for that task. Hence, in this particular example, we do not consider hardware sharing. Each allocated core uses area on the hardware component which offers 600 cells, i.e., at most 2 cores can be allocated at the same time without violating the area constraint (see above table, column 6). Note, although the two modes execute mutually exclusive, the task types implemented in hardware (cores) cannot be changed during run-time, since their implementation is static (non-reconfigurable ASIC). Consider the mapping shown in Fig. 2b ). This represents the optimal solution in terms of energy dissipation when neglecting the execution probabilities, since the highest energy dissipating task (τ 3 and τ 5 ) are executed using a more energyefficient hardware implementation. Nevertheless, taking the real behaviour into account, mode O 1 is active for 10% of the operational time, i.e., its energy dissipation can then be calculated as 0.1 · (10mW s + 14mW s + 23µW s) = 2.4023mW s. Similarly, mode O 2 is active 90% of the time, hence, its energy is given by 0.9 · (13mW s + 15µW s+ 14mW s) = 24.3135mW s. Based on both modes, the total energy dissipation results in 26.7158mW s. Fig. 2c) shows an alternative mapping which represents the optimal assignment of tasks when mode execution probabilities are considered. In this configuration tasks τ 5 and τ 6 use a hardware implementation. According to this solution, the energy dissipation of mode 1 and mode 2 are given by 0.1 · (10mW s + 14mW s + 16mW s) = 4mW s and 0.9 · (13mW s + 15µW s + 32µW s) = 11.7423mW s, respectively. The total energy for this mapping is 15.7423mW s, hence, it is 41% lower compared to the first mapping shown in Fig. 2b) , which is not optimised for an uneven task execution probability. Furthermore, the second task mapping, shown in Fig. 2c ), allows to switch-off PE1 and CL0 during mode O 1 , since all tasks of this mode are assigned to PE0. This results in a significant reduction of the static power, further increasing the energy savings.
An important characteristic of multi-mode systems is that tasks of the same type might be found in different operational modes, i.e., resources can be shared among the different modes. To increase the possibility of component shut-down, it might be necessary to implement the same task type multiple times, however, on different components. The following example, shown in Fig. 3 , clarifies this aspect. Here tasks τ 1 and τ 4 are of type A, allowing resource sharing. In the first mapping, given in Fig. 3 b) , both tasks utilise the same HW core. However, additionally implementing task τ 4 as software, as shown in Fig. 3c ), allows to shut-down PE1 and CL0 during the execution of mode O 2 . Hence, multiple implementations of task types can help to reduce power dissipation.
These two examples show that it is essential to guide the synthesis process by an energy model that takes into account the execution probability and allows multiple task implementations. 
wherep dyn O ,p stat O , and Ψ O refer to the dynamic power consumption, the static power consumption, and execution probability of mode O, respectively. The power consumptions are given as,
where A O and hp O are all activities and the hyper-period of mode O, respectively.P stat (ξ) refers to the static power consumption of a component ξ, found in the set of all active components
With respect to the type of activities, the dynamic energy consumption E(ε) is calculated as,
where P max is the dynamic power dissipation and t min the execution time of tasks when executed at nominal supply voltage V max .
Tasks τ ∈ T DVS mapped to DVS-PEs can execute at a scaled supply voltage V dd , resulting in a reduced power consumption. Further, communications consume power P C over a time t C . The synthesis goal is to find a task mapping M O τ , a communication mapping M O γ , a time schedule S O ε , and a voltage schedule V O τ for each operational mode O, such that the total average powerp, given in Equation (1), is minimised. A feasible implementation candidate needs to fulfil the following requirements: a) The mapping of tasks M O τ does not violate area constraints, i.e., (∑ η∈Γ π a η ) ≤ a max π , ∀π ∈ P ; where Γ π is the set of all task types implemented on PE π, and a η and a max π refer to the area used by task type η and the available area on PE π, respectively. b) The timing schedule S O ε and the voltage schedule V O τ , based on task and communication mapping, do not exceed any task deadlines θ τ or task graph repetition periods φ, therefore,
, ∀τ ∈ T ; where t S (τ) and t exe refer to task start time and task execution time (potentially based on voltage scaling), respectively. c) The system reconfiguration time t T between mode changes does not exceed the imposed maximal mode transition times t max T . Hence, t T ≤ t max T , ∀T ∈ Θ, needs to be respected for all mode transitions.
Synthesis of Low Power Multi-Mode Systems
Our co-synthesis approach for energy-efficient multi-mode systems is based on two nested optimisation loops. The outer loop optimises task mapping and core allocation while the inner loop is responsible for the optimisation of communication mapping and scheduling. Due to the space limitations we focus here on the mapping and core allocation, which are explained next, and refer the interested reader to [12] were communication mapping and scheduling are outlined.
Task Mapping and Core Allocation Approach
The presented task mapping approach, which determines M τ for all modes of application ϒ, is based on a genetic algorithm (GA). More exactly, we have extended a GA mapping technique for single mode systems [11] to suit the particular problems of multimode systems. These problems include resource sharing, component shut-down, and mode transition issues. In general, GAs optimise a population of individuals over several generations by imitating and applying the principles of natural selection. I.e., the GA iteratively evolves new populations by mating (crossover) the fittest individuals (highest quality) of the current population pool until a certain convergency criterion is met. In addition to mating, mutation, that is, the random change of genes in the genome (string), provides the opportunity to push the optimisation into unexplored search space regions. An excellent introduction to GA can be found in [3] . In our case, each mapping candidate is encoded into a multi-mode mapping string as shown in Fig. 2b) and Fig. 2c) . A detailed description of the proposed mapping GA is outlined in Fig. 4 .
Starting from an initial random population (line 1), the optimisation runs until the convergency criterion is met (line 2). The criterion we use is based on the diversity in the current population and the number of elapsed iterations without any improved individual. To judge the quality of mapping candidates, i.e., the fitness which guides the genetic algorithm, it is necessary to estimate important design objectives, including static and dynamic power dissipation, area usage, and timing behaviour (lines 03-13). The following explains each of the estimations. The hardware area depends on the allocated cores. Of course, for each task type mapped to hardware at least one core of this type needs to be allocated. However, if too many cores are placed onto an ASIC or FPGA, the available area is exceeded and an area penalty is introduced (line 6). On the other hand, if multiple tasks of the same type are mapped to the same hardware component and the hardware area is not violated, it is possible to implement cores multiple times. In our approach, we allocated additional cores (line 5) for parallel tasks with low mobility (line 4), therefore, the chance to exploit application parallelism is increased. Clearly, from an energy point of view, this is also preferable, especially in the presence of DVS, where a decreased execution time can be exploited. At this point it is possible to compute the static power consumption of the implementation (line 7), taking into account component shut-down. Components can be shut-down during the execution of a certain mode, whenever no tasks belonging to that mode are mapped onto these components. Another aspect is the reconfigurability of FPGAs which allows to exchange the cores to suit the active mode. However, this reconfiguration during a mode change takes time, hence, we introduce a transition penalty if the maximal transition times are exceeded (line 8). Having determined the cores to be implemented (line 5), it is now possible to schedule each mode of the application and to derive a feasible communication mapping (line 10). Since the modes are mutually exclusive, it is possible to employ a communication mapping and scheduling optimisation for a single mode system. We utilise the technique outlined in [12] . If timing constraints are violated by the found schedule, a timing penalty is introduced (line 11). Further, based on the communication mapping and scheduling, the dynamic power consumption of the application can be computed, taking into account DVS (line 12). Similarly to the shut-down of PEs, it is also possible to switch-off a CL when no communications are mapped to that link (line 13). Based upon all estimated power consumptions and penalties, a fitness is calculated (line 14) as,
, where the energy consumptionp is given by Equation (1) and t p introduces a timing penalty. Further, an area penalty is applied for all PEs with area violation P v by relating used area a U π and area constraint a max π . Similarly, a transition time penalty is applied for all transitions that exceed their maximal transition time limit Θ v , i.e., transition time t T exceeds maximal allowed transition time t max T . Both area and transition penalty are weighted (w A and w R ) which allows to adjust the aggressiveness of the penalty. Having assigned a fitness to all individuals of the population, they are ranked using linear scaling (line 15). A tournament selection scheme picks individuals (line16) for mating (line 17). The produced offsprings are inserted into the population (line 18). In order to push the GA away from infeasible and low quality design space regions, we apply four new genetic mutation operators (lines 19-22), introduced next. Shut-down Improvement: To increase the chances of component shut-down, which leads to a reduction of static power consumption, we employ a simple yet effective strategy during the optimisation. Out of the current population randomly picked individuals (probability 2% was found to lead to good results) are modified as follows. A single mode O x and a non-essential PE π a are selected. Non-essential PEs are considered to be PEs that implement task types that have alternative implementations on other PEs, hence, they are not fundamental for a feasible solution. Our goal is to switch-off PE π a during the execution of mode O x . Therefore, all tasks of mode O x which are mapped to π a are randomly re-mapped to the remaining PEs (P \ π a ), hence, PE π a can be shut-down during mode O x . Area Improvement: To avoid convergency towards area infeasible solutions we employ a second strategy. If only infeasible area mappings have been produced for a certain number of generations we try to push the search away from this region by randomly mapping hardware tasks onto software programmable PEs. Timing Improvement: In contrast to the area improvement strategy, if a certain amount of timing infeasible solutions have been produced, software tasks are randomly mapped to faster hardware implementations. Thereby, the chance to find timing feasible implementations is increased. Transition Improvement: As mentioned above, cores implemented on FPGAs can be dynamically reconfigured, involving a time overhead. If this overhead exceeds the imposed transition time limits, the mapping is infeasible. Hence, after generating for a certain number of generations solely solutions that violate the transition times, tasks are randomly re-mapped away from the FPGAs that cause the violations. Although some of the produced genomes might be infeasible in terms of area and timing behaviour, all these strategies have been found to improve the search process significantly by introducing individuals that evolve into high quality solutions.
Dynamic Voltage Scaling in Multi-Mode Systems
Dynamic voltage scaling is a powerful technique to reduce energy consumption by exploiting temporal performance requirements through dynamically adapting processing speed and supply voltage of PEs. The applicability of DVS to embedded distributed systems was demonstrated in [5, 8, 10] . However, these papers concentrated on dynamically changing the performance of software PEs only, while parallel execution of tasks on hardware resources has been neglected. Nevertheless, in the context of energy-efficient multi-mode systems, where performance requirements of each operational mode can vary significantly, DVS needs to be considered carefully. For instance, consider an inverse DCT algorithm, used by the MP3 decoder and the JPEG image decoder, implemented in fast hardware. Clearly, the JPEG decoder should restore images as quickly as possible (maximal clock frequency), while the MP3 decoder works at a fixed sampling rate of 25ms (reduced clock). Using DVS it is possible to adapt the HW core speed to suit both needs and reduce the energy dissipation to a minimum.
In this work, we consider that hardware components might employ DVS. However, due to the area and power overhead involved in additional DVS hardware (DC/DC converter), we take into account that all cores allocated to the same hardware component are fed by a single voltage supply, i.e., dynamically scaling the supply voltage simultaneously affects the performance of all cores on that component.
To cope with this, we transform the potentially parallel executing tasks on a single scalable hardware resource into an equivalent set of sequentially executing tasks, taking into account the dynamic power dissipation on each core. Note that this is done to calculate the scaled supply voltages only, i.e., this virtual transformation does not affect the real implementation. Fig. 5 shows the transformation of 5 hardware tasks, executing on two cores, to 3 sequential tasks on a single core. This sequential execution is equivalent to the behaviour of software tasks, hence, a voltage scaling technique for software processors can be applied.
Experimental Results
Our co-synthesis approach for energy-efficient multi-mode systems has been implemented on a Pentium III/1.2GHz Linux PC. In order to evaluate its capability to produce high quality solutions in terms of energy consumption, timing behaviour, and hardware area requirements, a set of experiments has been carried out on 12 automatically generated examples (mul1-mul12) and one real-life benchmark (smart phone). All reported results were obtained by running the optimisation processes 40 times and averaging the outcomes. Each of the 12 generated examples is specified by 3 to 5 operational modes, each consisting of 8 to 32 tasks. The used target architectures contain 2 to 4 heterogeneous PEs, some of which are DVS enabled. These PEs are connected by 1 to 3 CLs.
To illustrate the importance of taking mode execution probabilities into account during the synthesis process, we compare an execution probability neglecting approach with our synthesis technique. Tab. 1 shows this comparison for the 12 generated benchmarks. Columns 2 and 3 give the dissipated average power and optimisation time for the execution probability neglecting approach while Columns 4 and 5 show the same for the proposed approach. Take, for instance, example mul6. Ignoring the execution probabilities during the optimisation an average power of 1.677mW is achieved. However, the optimisation under the consideration of the real-world characteristic that modes execute with uneven probabilities the average power can be reduced by an appropriate task mapping and core allocation to 1.301mW . This is a significant reduction of 22.46%. Furthermore, it can be observed that the proposed technique was able to reduce the energy dissipation of all examples with up to 62.18%. Note that these reductions are achieved without a modification of the underlying hardware architectures, i.e., the system costs are not increased. It is also important to note that the achieved energy reductions are solely introduced by taking the mode execution probabilities into account during the synthesis process, i.e., both compared approaches allow the same resource sharing and rely on the same scheduling technique. Comparing the optimisation times for both approaches it can be observed that the proposed technique shows a slight increased CPU time for most examples, which is mainly due to the design space structure.
We were also interested to see how the proposed technique compares to DVS and if further savings can be achieved by taking the mode probabilities and DVS simultaneously into account. Tab. 2 reports our findings. The DVS technique we use here is an extended version of the one presented in [10] . This extension show the results without consideration of execution probabilities, whilst Column 4 and 5 present the results achieved by the proposed approach. Lets consider again mul6. Although the execution probabilities are neglected in Column 2, we can observe a reduced average power dissipation (0.689mW ) when compared to the results given in Tab. 1. This clearly demonstrates the high energy reduction capabilities of DVS. Nevertheless, it is possible to further minimise the average power to 0.465mW by considering the execution probabilities together with DVS. This is an improvement of 32.53%. For all other benchmarks, savings of up to 64.02% were achieved. Due to the computation of scaled supply voltages and the influence of scheduling on the energy dissipation, the optimisation times are higher when DVS is considered. To further validate the proposed co-synthesis technique in terms of real-world applicability, we applied our approach to a smart phone real-life example. This benchmark is based on three publicly available applications: a GSM codec [1] , a JPEG decoder [2] , and an MP3 decoder [6] , Based on these applications, the smart phone offers three different services to the user, namely, a GSM cellular phone, an MP3-player, and a digital camera. Of course, the used applications do not specify the whole smart phone device, however, a major digital part of it. The OMSM for this example is shown in Fig. 1a ). For each of the eight operational modes we have extracted the corresponding task graphs from the above given references. These have been software profiled to extract the necessary execution characteristics of each task. On the other hand, the hardware estimations are not based on direct measurements but have been based on realistic assumptions, such that hardware tasks typically executed 5 to 100 times faster than their software counterparts. Depending on the operational mode, the number of tasks and communications varies between 5-88 nodes and 0-137 edges, respectively. The given system architecture consists of one DVS enabled GPP and two ASICs which are connected through a single bus. Table 3 shows the results of our experiments. Similar to the previous experiments, we compare an execution probabilities neglecting approach with the proposed technique. The first row in Table 3 shows this comparison for a fixed voltage system. Synthesising the system without consideration of execution probabilities, results in an average power of 2.602mW . Nevertheless, taking into account the mode usage profile, this can be reduced by 30.76% to 1.801mW . We have also applied DVS to this benchmark, considering that the GPP of the given architecture supports DVS functionality (see second row in Table 3 ). We can observe that the power dissipation drops to 1.217mW , even when neglecting mode execution probabilities. However, the combination of applying DVS and taking execution probabilities into account, results in the lowest power dissipation of 0.859mW , a 29.41% reduction. Overall, decreasing the average power from 2.602mW to 0.859mW . This is a significant reduction of nearly 67%.
Conclusions
We have proposed a novel co-design methodology for energyefficient multi-mode embedded systems. Unlike previous approaches, the presented co-design technique optimises mapping and scheduling not only towards hardware cost and timing behaviour, but additionally reduces power consumption. The key contribution was the development of an effective mapping strategy that considers uneven mode execution probabilities as well as several other important power reduction aspects, such as multiple task implementations. For this purpose, we have introduced a GA based mapping approach along with four improvement strategies that guide the mapping optimisation towards high quality solutions in terms of power consumption, timing feasibility, and area usage. We have validated our approach using several experiments including a smart phone real-life example. These experiments have demonstrated that it is important to take mode execution probabilities into account.
